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Abstract We study properties of relational structures, such as graphs, that are
decided by families of Boolean circuits. Circuits that decide such properties are nec-
essarily invariant to permutations of the elements of the input structures. We focus
on families of circuits that are symmetric, i.e., circuits whose invariance is witnessed
by automorphisms of the circuit induced by the permutation of the input structure.
We show that the expressive power of such families is closely tied to definability in
logic. In particular, we show that the queries defined on structures by uniform fami-
lies of symmetric Boolean circuits with majority gates are exactly those definable in
fixed-point logic with counting. This shows that inexpressibility results in the latter
logic lead to lower bounds against polynomial-size families of symmetric circuits.
Keywords Symmetric circuit · Fixed-point logic · Majority · Counting · Uniformity
1 Introduction
A property of graphs on n vertices can be seen as a Boolean function which takes as
inputs the
(
n
2
)
potential edges (each of which can be 0 or 1) and outputs either 0 or 1.
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For the function to really determine a property of the graph, as opposed to a function
of a particular presentation of it, the function must be invariant under re-ordering the
vertices of the graph. That is, permuting the
(
n
2
)
inputs according to some permutation
of [n] leaves the value of the function unchanged. We call such Boolean functions
invariant. Note that this does not require the Boolean function to be invariant under
all permutations of its inputs, which would mean that it was entirely determined by
the number of inputs that are set to 1.
The interest in invariant functions arises in the context of characterising the prop-
erties of finite relational structures (such as finite graphs) that are decidable in
polynomial time. It is a long-standing open problem in descriptive complexity to give
a characterisation of the polynomial-time properties of finite relational structures (or,
indeed, just graphs) as the classes of structures definable in some suitable logic (see,
for instance, [11, Chapter 11]). It is known that fixed-point logic FP and its extension
with counting FPC are strictly less expressive than deterministic polynomial time
P [4].
It is easy to see that every polynomial-time property of graphs is decided by a
polynomial-time uniform family of polynomial-size circuits that are invariant in the
sense above. On the other hand, when a property of graphs is expressed in a formal
logic, it gives rise to a family of circuits that is explicitly invariant or symmetric.
By this we mean that its invariance is witnessed by the automorphisms of the circuit
itself. For instance, any sentence of FP translates into a polynomial-size family of
symmetric Boolean circuits, while any sentence of FPC translates into a polynomial-
size family of symmetric Boolean circuits with majority gates.
Concretely, a circuit Cn consists of a directed acyclic graph whose internal gates
are marked by operations from a basis (e.g., the standard Boolean basis Bstd :=
{AND, OR, NAND} or the majority basis Bmaj = Bstd ∪ {MAJ}) and input gates
which are marked with pairs of vertices representing potential edges of an n-vertex
input graph. Such a circuit is symmetric if Cn has an automorphism π induced by
each permutation σ of the n vertices, i.e., π moves the input gates of Cn according
to σ and preserves operations and wiring of the internal gates of Cn. Clearly, any
symmetric circuit is invariant.
Are symmetric circuits a weaker model of computation than invariant circuits?
We aim at characterising the properties that can be decided by uniform families of
polynomial-size symmetric circuits. Our main result shows that, indeed, any property
that is decided by a uniform family of polynomial-size symmetric majority circuits
can be expressed in FPC.
Theorem 1 A graph property is decided by a polynomial-time uniform family of
polynomial-size symmetric majority circuits if, and only if, it is defined by a fixed-
point with counting sentence.
A consequence of this result is that inexpressibility results that have been proved
for FPC can be translated into lower bound results for symmetric circuits. For
instance, it follows (using [6]) that there is no polynomial-size family of symmetric
majority circuits deciding 3-colourability or Hamiltonicity of graphs.
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We also achieve a characterisation similar to Theorem 1 of symmetric Boolean
circuits.
Theorem 2 A graph property is decided by a polynomial-time uniform family of
polynomial-size symmetric Boolean circuits if, and only if, it is defined by a fixed-
point sentence interpreted in G ⊕〈[n],≤〉, i.e., the structure that is the disjoint union
of an n-vertex graph G with a linear order of length n.
Note that symmetric majority circuits can be transformed into symmetric Boolean
circuits. But, since FP, even interpreted over G ⊕ 〈[n],≤〉, is strictly less expressive
than FPC, our results imply that any such translation must involve a super-polynomial
blow-up in size. Similarly, our results imply with [4] that invariant Boolean circuits
cannot be transformed into symmetric circuits (even with majority gates) without
a super-polynomial blow-up in size. On the other hand, it is clear that symmetric
majority circuits can still be translated into invariant Boolean circuits with only a
polynomial blow-up.
Support The main technical tool in establishing the translation from uniform fam-
ilies of symmetric circuits to sentences in fixed-point logics is a support theorem
(stated informally below) that establishes properties of the stabiliser groups of gates
in symmetric circuits.
We say that a set X ⊆ [n] supports a gate g in a symmetric circuit C on an n-
element input structure if every automorphism ofC that is generated by a permutation
of [n] fixing X also fixes g. It is not difficult to see that for a family of symmetric
circuits obtained from a given first-order formula φ there is a constant k such that all
gates in all circuits of the family have a support of size at most k. To be precise, the
gates in such a circuit correspond to sub-formulas ψ of φ along with an assignment
of values from [n] to the free variables of ψ . The set of elements of [n] appearing
in such an assignment forms a support of the gate and its size is bounded by the
number of free variables of ψ . Using the fact that any formula of FP is equivalent, on
structures of size n, to a first-order formula with a constant bound k on the number of
variables and, similarly, that any formula of FPC is equivalent to a first-order formula
with majority quantifiers (see [16]) and a constant bound on the number of variables,
we see that the resulting circuits have supports of constant bounded size. Our main
technical result is that the existence of supports of bounded size holds, in fact, for
all polynomial-size families of symmetric circuits. In its general form, we show the
following theorem in Section 3 via an involved combinatorial argument.
Theorem 3 (Informal Support Thm) Let C be a symmetric circuit with s gates over
a graph of size n. If n is sufficiently large and s is sub-exponential in n, then every
gate in C has a support of size O
(
log s
log n
)
.
In the typical instantiation of the Support Theorem the circuit C contains a poly-
nomial number of gates s = poly(n) and hence the theorem implies that every gate
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has a support that is bounded in size by a constant. The proof of the Support The-
orem mainly relies on the structural properties of symmetric circuits and is largely
independent of the semantics of such circuits; this means it may be of independent
interest for other circuit bases and in other settings.
Symmetric Circuits and FP In Section 4 we show that each polynomial-size family
C of symmetric circuits can be translated into a formula of fixed-point logic. If the
family C is polynomial-time uniform, by the Immerman-Vardi Theorem [14, 19] there
is an FP-definable interpretation of the circuit Cn in the ordered structure 〈[n],≤〉.
We show that the support of a gate is computable in polynomial time, and hence we
can also interpret the support of each gate in 〈[n],≤〉. The circuit Cn can be evaluated
on an input graph (say) G by fixing a bijection between [n] and the set U of vertices
of G. We associate with each gate g of Cn the set of those bijections that cause g
to evaluate to 1 on G. This set of bijections admits a compact (i.e., polynomial-size)
representation as the set of injective maps from the support of g to U . We show that
these compact representations can be inductively defined by formulas of FP, or FPC
if the circuit also admits majority gates.
Thus, we obtain that uniform families of polynomial-size symmetric Boolean cir-
cuits can be translated into formulas of FP interpreted in G combined with a disjoint
linear order 〈[|G|],≤〉, while families containing majority gates can be simulated by
sentences of FPC. The reverse containment follows using classical techniques. As a
consequence we obtain the equivalences of Theorems 1 & 2, and a number of more
general results as this sequence of arguments naturally extends to: (i) inputs given as
an arbitrary relational structure, (ii) outputs defining arbitrary relational queries, and
(iii) (non-uniform) families of polynomial-size circuits, provided the logic is allowed
additional advice on the disjoint linear order.
Related Work We note that the term “symmetric circuit” is used by Denenberg et al.
in [10] to mean what we call invariant circuits. They give a characterisation of first-
order definability in terms of a restricted invariance condition, namely circuits that
are invariant and whose relativisation to subsets of the universe remains invariant.
Our definition of symmetric circuits follows that in [17] where Otto describes it
as the “natural and straightforward combinatorial condition to guarantee generic or
isomorphism-invariant performance”. He then combines it with a size restriction on
the orbits of gates along with a strong uniformity condition, which he calls “coher-
ence”, to give an exact characterisation of definability in infinitary logic. A key
element in his construction is the proof that if the orbits of gates in such a circuit are
polynomially bounded in size then they have supports of bounded size. We remove
the assumption of coherence from this argument and show that constant size sup-
ports exist in any polynomial-size symmetric circuit. This requires a generalisation of
what Otto calls a “base” to supporting partitions. See Section 6 for more discussion
of connections with Otto’s work. Clote and Kranakis [5] show that Boolean func-
tions on binary strings that are close to being invariant under all permutations can be
computed by constant-depth threshold circuits (here “close” means that the index of
the invariance group in the symmetric group is bounded by a polynomial in the input
length of the Boolean function).
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2 Preliminaries
Let [n] denote the set of positive integers {1, . . . , n}. Let SymS denote the group of
all permutations of the set S. When S = [n], we write Symn for Sym[n].
2.1 Vocabularies, Structures, and Logics
A relational vocabulary (always denoted by τ ) is a finite sequence of relation sym-
bols (Rr11 , . . . , R
rk
k ) where for each i ∈ [k] the relation symbol Ri has an associated
arity ri ∈ N. A τ -structure A is a tuple 〈A,RA1 , . . . , RAk 〉 consisting of (i) a non-
empty set U called the universe of A, and (ii) relations RAi ⊆ Uri for i ∈ [k].
Members of the universe U are called elements of A. A multi-sorted structure is one
whose universe is given as a disjoint union of several distinct sets called sorts. Define
the size of a structure |A| to be the cardinality of its universe. All structures con-
sidered in this paper are finite, i.e., their universes have finite cardinality. Let fin[τ ]
denote the set of all finite τ -structures.
First-Order and Fixed-Point Logics Let FO(τ ) denote first-order logic with
respect to the vocabulary τ . The logic FO(τ ) is the set of formulas whose atoms are
formed using the relation symbols in τ , an equality symbol=, an infinite sequence of
variables (x, y, z . . .), and that are closed under the Boolean connectives (∧ and ∨),
negation (¬), and universal and existential quantification (∀ and ∃). Let fixed-point
logic FP(τ ) denote the extension of FO(τ ) to include an inflationary fixed-point oper-
ator ifp (see [7] for a definition). Assume standard syntax and semantics for FO and
FP (see the textbook [11] for more background). For a formula φ write φ(x) to indi-
cate that x is the tuple of the free variables of φ. For a logicL, a formula φ(x) ∈ L(τ )
with k free variables, A ∈ fin[τ ], and tuple a ∈ Ak write A |=L φ[a] to express
that the tuple a makes the formula φ true in the structure A with respect to the logic
L. We usually drop the subscript L and write A |= φ[a] when no confusion would
arise.
Logics with Disjoint Advice Let τarb be a relational vocabulary without a binary
relation symbol ≤. Let ϒ : N → fin[τarb unionmulti {≤2}] be an advice function, where
for n ∈ N, ϒ(n) has universe {0, 1, . . . , n} naturally ordered by ≤. For a logic L,
typically FO or FP, let (L + ϒ)(τ) denote the set of formulas of L(τ ′) where τ ′ :=
τ unionmulti τarb unionmulti {≤2} and τ is a vocabulary disjoint from τarb unionmulti {≤2}. For a structure
A ∈ fin[τ ] define the semantics of φ ∈ (L + ϒ)(τ) to be A |=(L+ϒ) φ iffAϒ |=L
φ,where Aϒ := A ⊕ ϒ(|A|) is the multi-sorted τ ′-structure formed by taking the
disjoint union ofAwith a structure coding a linear order of corresponding cardinality
endowed with interpretations of the relations in τarb. The universe of the multi-sorted
structure Aϒ is written as U unionmulti {0, 1, . . . , |U |}; refer to U as the point sort of Aϒ
and to {0, 1, . . . , |U |} as the number sort of Aϒ . We are primarily interested in the
special case when τarb is empty and hence ϒ(|A|) = 〈{0, 1, . . . , |U |},≤〉 is simply a
linear order. Denote formulas of this logic by (L + ≤)(τ ) and extended structures by
A≤ to emphasise the disjoint linear order.
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Let FPC(τ ) denote the extension of (FP + ≤)(τ ) with a counting operator #x
where x is a point or number variable. For a structure A ∈ fin[τ ] and a for-
mula φ(x) ∈ FPC(τ ), #xφ(x) is a term denoting the element in the number sort
corresponding to |{a ∈ A | A |= φ[a]}|. See [11, Section 8.4.2] for more details.
Finally, we consider the extension of fixed-point logic with both advice functions and
counting quantifiers (FPC + ϒ)(τ).
Using k-tuples of number variables, it is possible in FP + ≤ and FPC to represent
numbers up to nk and perform arithmetic operations on them (see [15, 1.32–1.33]).
We omit details but use such constructions freely.
2.2 Symmetric and Uniform Circuits
A Boolean basis (always denoted by B) is a finite set of Boolean functions from
{0, 1}∗ to {0, 1}. We consider only bases containing symmetric functions, i.e., for all
f ∈ B, f (x) = f (y) for all n ∈ N and x, y ∈ {0, 1}n with the same number of ones.
The standard Boolean basis Bstd consists of unbounded fan-in AND, OR, and NAND
operators.1 The majority basis Bmaj extends the standard basis with an operator MAJ
which is one iff the number of ones in the input is at least the number of zeroes.
Definition 1 (Circuits on Structures) A Boolean (B, τ )-circuit Cn computing a q-ary
query Q is a structure 〈G,W,,	,
〉.
– G is a set called the gates of Cn. The size of Cn is |Cn| := |G|.
– W ⊆ G × G is a binary relation called the wires of the circuit. We require that
(G,W) forms a directed acyclic graph. Call the gates with no incoming wires
input gates, and all other gates internal gates. Gates hwith (h, g) ∈ W are called
the children of g.
–  is an injective function from [n]q to G. The gates in the image of  are called
the output gates. When q = 0,  is a constant function mapping to a single
output gate.
– 	 is a function fromG toBunionmultiτunionmulti{0, 1}which maps input gates into τunionmulti{0, 1}with
|	−1(0)|, |	−1(1)| ≤ 1 and internal gates into B. Call the input gates marked
with a relation from τ relational gates and the input gates marked with 0 or 1
constant gates.
– 
 is a sequence of injective functions (
R)R∈τ where for each R ∈ τ , 
R maps
each relational gate g with R = 	(g) to the tuple 
R(g) ∈ [n]r where r is the
arity of R. Where no ambiguity arises, we write 
(g) for 
R(g).
We write C = Cn to emphasise that C accepts input structures of size n. The
variable n will always be used to represent this quantity, we often drop the subscript
for clarity.
1This basis is universal in the sense that every Boolean function can be computed by some circuit with
gates from this basis. Indeed the basis containing only NAND is universal as AND and OR operations can
be computed using several NAND operations. We permit the use of AND and OR gates to make several
constructions easier.
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Let C = Cn be a Boolean (B, τ )-circuit, A ∈ fin[τ ] with |A| = n, and γ :
U → [n] be a bijection. Let γA denote the τ -structure over the universe [n] obtained
by relabeling the universe of A according to γ . Recursively evaluate C on γA by
determining a value C[γA](g) for each gate g: (i) a constant gate evaluates to the
bit given by 	(g), (ii) a relational gate evaluates to 1 iff γA |= 	(g)(
(g)), and
(iii) an internal gate evaluates to the result of applying the Boolean operation 	(g)
to the values for g’s children. C defines the q-ary query Q ⊆ Aq where a ∈ Q iff
C[γA]((γ a)) = 1.
Definition 2 (Invariant Circuit) LetC be a (B, τ )-circuit computing a q-ary query on
structures of size n. The circuit C is invariant if for every A ∈ fin[τ ] with |A| = n,
a ∈ Aq , and bijections γ1, γ2 from A to [n], C[γ1A]((γ1a)) = C[γ2A]((γ2a)).
Invariance indicates that C computes a property of τ -structures which is invariant
to presentations of the structure. A family C = (Cn)n∈N of invariant (B, τ )-circuits
naturally computes a q-ary query on τ -structures. When q = 0 the family computes a
Boolean property of structures (i.e. a decision problem). We now discuss a structural
property of circuits called symmetry that implies invariance.
Symmetric Circuits Permuting a circuit’s universe may induce automorphisms of
the circuit.
Definition 3 (Automorphism) Let C = 〈G,W,,	,
〉 be a (B, τ )-circuit com-
puting a q-ary query on structures of size n. Let σ ∈ Symn and π : G → G be a
bijection such that
– for all gates g, h ∈ G, W(g, h) iff W(π(g), π(h)),
– for all output tuples x ∈ [n]q , π(x) = (σ(x)),
– for all gates g ∈ G, 	(g) = 	(π(g)), and
– for each relational gate g ∈ G, σ
(g) = 
(π(g)).
We say that π is an automorphism of C, and that σ induces the automorphism π of
C. We label the group of C’s automorphisms Autn(C).
Note that a permutation σ may induce more than one automorphism of the circuit.
The principal goal of this paper is to understand the computational power of circuit
classes with the following type of structural symmetry.
Definition 4 (Symmetric) A circuit C on structures of size n is called symmetric if
for every permutation σ ∈ Symn, σ induces an automorphism of C.
It is not difficult to see that, for a symmetric circuit C, there is a homomorphism
h : Symn → Autn(C) such that h(σ) is an automorphism induced by σ . As long
as some element of [n] appears in the label of some input gate of C, by symmetry
every element of [n] appears and it follows that h is an injective homomorphism.
Henceforth we assume that this is always the case as otherwise C has no relational
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inputs and computes a constant function. Circuits where the homomorphism is not
also surjective introduce artifacts into our arguments. To avoid this we require the
circuits we consider to be rigid.
Definition 5 (Rigid) Let C = 〈G,W,,	,
〉 be a (B, τ )-circuit. Call C rigid if
there do not exist distinct internal gates g, g′ ∈ G with 	(g) = 	(g′), −1(g) =
−1(g′), and for every g′′ ∈ G, W(g′′, g) iff W(g′′, g′) and W(g, g′′) iff W(g′, g′′).
To show that for rigid symmetric circuits C, any injective homomorphism from
Symn to Autn(C) is surjective, it suffices to show that each σ ∈ Symn induces a
unique automorphism in Autn(C).
Proposition 1 Let C be a rigid circuit on structures of size n, and σ ∈ Symn. If σ
induces an automorphism of C, that automorphism is unique.
We defer the proof of this proposition to Section 4.1 where we also show that
symmetric circuits can be transformed into equivalent rigid symmetric circuits in
polynomial time, and hence show that rigidity can be assumed of circuits without
loss of generality in our setting. For a rigid symmetric circuit C, the group of auto-
morphisms of C is exactly Symn acting faithfully. We shall therefore abuse notation
and use these interchangeably. In particular, we shall write σg to denote the image
of a gate g in C under the action of the automorphism induced by a permutation σ in
Symn.
An examination of the definitions suffices to show that symmetry implies invari-
ance. In symmetric circuits it is useful to consider those permutations which induce
automorphisms that fix gates. Let P be a partition of a set [n]. Let the pointwise
stabiliser of P be
Stabn(P) := {σ ∈ Symn | ∀P ∈ P, σP = P },
and similarly define the setwise stabiliser
SetStabn(P) := {σ ∈ Symn | ∀P ∈ P, σP ∈ P}.
For a gate g in a rigid symmetric circuit C, let the stabiliser of g be Stabn(g) :=
{σ ∈ Symn | σ(g) = g}, and let the orbit of g under the automorphism group
Autn(C) of C be Orb(g) := {πg | π ∈ Autn(C)}.
Uniform Circuits One natural class of circuits are those with polynomial-size
descriptions that can be generated by a deterministic polynomial-time Turing
machine.
Definition 6 (P-Uniform Polynomial-Size Circuits) A polynomial-size (B, τ )-
circuit family C = (Cn)n∈N computing a q-ary query is P-uniform if there exists
an integer t ≥ q and function ϒ : N → {0, 1}∗, computable by a determininis-
tic polynomial-time Turing machine M , which takes an integer n to a binary string
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ϒ(n) such that |ϒ(n)| = poly(n), and ϒ(n) describes2 the circuit Cn whose gates
are indexed by t-tuples of {0, 1, . . . , n}, inputs are labeled by tuples from [n], and
outputs are labeled by q-tuples of [n].
Note that such uniform families explicitly have polynomial size. For more back-
ground on circuit uniformity, c.f., e.g., the text [20]. It follows from the Immerman-
Vardi Theorem [14, 19] that any P-uniform family C = (Cn)n∈N of polynomial-size
circuits is definable by an FP interpretation in the sense that there is a sequence of for-
mulas (φG, φW , φ, (φs)s∈Bunionmultiτunionmulti{0,1}, (φ
R)R∈τ ) which, interpreted in the structure〈[n],≤〉, describes the circuit Cn = 〈G,W,,	,
〉, with
– G ⊆ [n]t such that g ∈ G iff 〈[n],≤〉 |= φG[g].
– For all g, g′ ∈ G and W(g, g′) iff 〈[n],≤〉 |= φW [g, g′].
– For all g ∈ G and a ∈ [n]q , (a) = g iff 〈[n],≤〉 |= φ[a, g].
– For all g ∈ G and s ∈ B unionmulti τ unionmulti {0, 1}, 	(g) = s iff 〈[n],≤〉 |= φs[g].
– For all relational gates g ∈ G and a ∈ [n]r , 
R(g) = a iff 〈[n],≤〉 |= φ
[g, a],
where r is the arity of R = 	(g).
More generally, if we do not know how to efficiently computeϒ for a polynomial-
size circuit family C = (Cn)n∈N, there is still an (FP + ϒ)-definable interpretation
of Cn in Aϒ .
Circuits need not compute invariant queries as their computation may implicitly
depend on the order associated with [n]. To obtain invariance for such circuits we
assert symmetry. The next section proves a natural property of symmetric circuits
that ultimately implies that symmetric P-uniform circuits of polynomial size coincide
with FP definitions on the standard and majority bases.
3 Symmetry and Support
In this section we analyse the structural properties of symmetric circuits. We begin
with a formal definition of support.
Definition 7 (Support) Let C be a rigid symmetric circuit on structures of size n and
let g be a gate in C. A set X ⊆ [n] supports g if, for any permutation σ ∈ Symn such
that σx = x for all x ∈ X, we have σg = g (i.e., σ ∈ Stabn(g)).3
We show how to associate supports of constant size in a canonical way to all gates
in any rigid symmetric circuit of polynomial size. Indeed, our result is more general
as it associates moderately growing supports to gates in circuits of sub-exponential
size. As a preliminary to the proof, we introduce, in Section 3.1, the more general
2Formally one must define a particular way of encoding circuits via binary strings. However, since the
details of the representation are largely irrelevant for our purposes we omit them.
3Note that this definition of support is different than the group-theoretic support of a permutation, i.e., for
a permutation π ∈ Symn, support(π) := {x ∈ [n] | πx = x}.
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notion of a supporting partition for a permutation group. We show how to associate a
canonical such supporting partition with any permutation groupG and obtain bounds
on the size of such a partition based on the index of G in the symmetric group.
These results are then used, in Section 3.2, to bound the size of partitions supporting
stabiliser groups of gates based on the size of the circuit, proving our main technical
result—the Support Theorem.
3.1 Supporting Partitions
The notion of a supporting partition generalises the notion of a support of a gate by
replacing the set with a partition and the stabiliser group of the gate with an arbitrary
permutation group.
Definition 8 (Supporting Partition) Let G ⊆ Symn be a group and P a partition of
[n]. We say that P is a supporting partition of G if StabnP ⊆ G.
For intuition consider two extremes. When G has supporting partition P =
{[n]}, it indicates G = Symn. Saying that G has supporting partition P =
{{1}, {2}, . . . , {n}} indicates only that G contains the identity permutation, which is
always true.
A natural partial order on partitions is the coarseness relation, i.e., P ′ is as coarse
as P , denoted P ′ ⊇ P , if every part in P is contained in some part of P ′. For
two partitions P and P ′, there is a most refined partition that is as coarse as either
partition:
Definition 9 Let P,P ′ be partitions of [n]. Define a binary relation ∼ on [n]: x1 ∼
x2 iff there exists P ∈ P or P ∈ P ′ such that x1, x2 ∈ P . Let E(P,P ′) denote the
partition of [n] corresponding to the equivalence classes of [n] under the transitive
closure of ∼.4
Now it is easy to show that E preserves supporting partitions (the proof is similar
to that of (*) on page 379 of [17]).
Proposition 2 Let G ⊆ Symn be a group and P,P ′ be supporting partitions of G.
Then E(P,P ′) is also a supporting partition of G.
Proof Let E := E(P,P ′) = {E1, . . . , Em}. Suppose σ ∈ Stab(E) and we now
show that σ ∈ G. Because the parts Ei are disjoint write σ as σ1 · · · σm where
σi ∈ SymEi (i.e., it permutes only the elements of Ei). Indeed each σi may be
written as a sequence of transpositions of elements in Ei . Thus it suffices to show
4By interpreting partitions as equivalence relations one can can alternatively view E(P,P ′) as the
relational join of P and P ′.
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that each transposition (xx′) with x, x′ ∈ Ei can be written as a sequence of per-
mutations in Stab(P) ∪ Stab(P ′) ⊆ G. Since x, x ′ ∈ Ei there is a sequence of
elements of x1, . . . , x with x1 = x, x = x′ and xj ∼ xj+1 for j ∈ [ − 1]
witnessing the path from x to x′. By the definition of ∼, for each j ∈ [ − 1]
there is P ∈ P or P ∈ P ′ such that xj , xj+1 ∈ P and therefore (xj xj+1) is
a transposition in Stab(P) ∪ Stab(P ′). Conclude that the transposition (xx′) =
(x1x) = (x1x2)(x2x3) · · · (x−2x−1)(x−1x)(x−2x−1) · · · (x1x2) is a sequence of
transpositions from Stab(P) ∪ Stab(P ′) and the proof is complete.
This implies that each permutation group has a unique coarsest partition that
supports it.
Lemma 1 Each permutation group G ⊆ Symn has a unique coarsest supporting
partition.
Proof Suppose G has two distinct coarsest partitions P,P ′ of [n] that support it,
then Proposition 2 implies that the coarser partition E(P,P ′) also supports G. This
is a contradiction assuming E(P,P ′) is not either P or P ′.
We write SP(G) for the unique coarsest partition supporting G. For a partition P
of [n] we write |P| to denote its size, i.e., the number of parts P contains, and for
a permutation σ ∈ Symn, we write σP for the partition {σP | P ∈ P}. Note that
this commutes with the operation E , so σE(P,P ′) = E(σP, σP ′). The next lemma
shows how supporting partitions are affected by the conjugacy action of Symn.
Lemma 2 If P is a partition supporting a group G, then for any σ ∈ Symn, σP
supports the group σGσ−1.
Proof Let π ∈ Stabn(σP) and let P be a part in P , then:
(σ−1πσ)P = (σ−1π)(σP ) = σ−1σP = P,
where the second equality follows from the fact that π fixes σP . Thus, σ−1πσ fixes
P pointwise, therefore σ−1πσ ∈ G and hence π ∈ σGσ−1.
This indicates how the unique coarsest supporting partition of a group translates
under conjugation.
Lemma 3 For any G ⊆ Symn and any σ ∈ Symn, σSP(G) = SP(σGσ−1).
Proof Immediate from Lemma 2 and the fact that the action of E commutes with
σ .
We conclude that any group G is sandwiched between the pointwise and setwise
stabilisers of SP(G).
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Lemma 4 For any group G ⊆ Symn, we have
Stabn(SP(G)) ⊆ G ⊆ SetStabn(SP(G)).
Proof The first inclusion is by definition of supporting partitions. For the second,
note that if σ ∈ G, then σGσ−1 = G. Then, by Lemma 3, σSP(G) = SP(G).
Note that these bounds need not be tight. For example, ifG is the alternating group
on n (or, indeed, any transitive, primitive proper subgroup of Symn), then SP(G) is
the partition of [n] into singletons, i.e., SP(G) = {{x1}, {x2}, . . . , {xn}}. In this case,
Stabn(SP(G)) is the trivial group while SetStabn(SP(G)) is all of Symn.
We now use the bounds given by Lemma 4, in conjunction with bounds on G
to obtain size bounds on SP(G). Recall that the index of G in Symn, denoted
[Symn : G] is the number of cosets of G in Symn or, equivalently, |Symn||G| . The
next lemma says that if P is a partition of [n] where the index of SetStabn(P) in
Symn is sufficiently small then the number of parts in P is either very small or
very big.
Lemma 5 For any  and n such that 0 <  < 1 and log n ≥ 4

, if P is a par-
tition of [n] with k parts, s := [Symn : SetStabn(P)] and n ≤ s ≤ 2n1− , then
min {k, n − k} ≤ 8

log s
log n .
Proof Let p1 ≤ p2 ≤ . . . ≤ pk be the respective sizes of the parts in P . Thus,
s = n!|SetStabn(P)| ≥
1
k!
n!
p1!p2! · · ·pk! . (1)
Observe that, if pi > 1, then p1!p2! · · ·pk! ≤ p1!p2! · · · (pi − 1)! · · · (pk + 1)!.
By repeatedly applying this, we see that in the lower bound on s given by (1), we can
replace p1!p2! · · ·pk! by (n − (k − 1))!. Let k′ := min {k, n − k} and we have
s ≥ n!
k!(n − (k − 1))! =
1
n + 1
(
n + 1
k
)
≥ 1
n + 1
(
n
k
)
= 1
n + 1
(
n
k′
)
≥ 1
n + 1
( n
k′
)k′
where the second equality follows because
(
n
k
) = ( n
n−k
) = (n
k′
)
, and the final inequal-
ity follows from a simple combinatorial bound. Take the logarithm of both sides of
the above equation to get log s ≥ k′(log n − log k′) − log(n + 1). Using the fact that
s ≥ n ≥ 2 (log n ≥ 4

≥ 4) then implies that
4 log s ≥ k′(log n − log k′), (2)
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The definition of k′ implies that k′ ≤ n2 and log n − log k′ ≥ 1. Plugging this into
(2) gives that 4 log s ≥ k′. Take the logarithm of this inequality and apply the upper
bound on s to determine that (1 − ) log n + 2 ≥ log k′. Inserting this inequality
back into (2) gives 4 log s ≥ k′( log n − 2). Since 2 log n ≥ 2, conclude that k′ ≤
8

log s
log n .
We use a similar argument to establish that, under the assumptions of the previous
lemma, when the number of parts in P is less than n2 the largest part is very big.
The intuition is that the number of elements in any union of the parts must either be
very small or very big, in the same sense as before, because otherwise it violates the
bound on the orbit size. Then, because we assume there are few parts, one part must
be large and the rest small.
Lemma 6 For any  and n such that 0 <  < 1 and log n ≥ 8
2
, if P is a partition
of [n] with |P| ≤ n2 , s := [Symn : SetStabn(P)] and n ≤ s ≤ 2n
1−
, then P contains
a part P with at least n − 33

· log slog n elements.
Proof The initial setup is the same as in the proof of Lemma 5. Let p1 ≤ p2 ≤ . . . ≤
pk be the respective sizes of the parts in P and let S := ∑k−1i=1 pi . Our aim is to show
that S ≤ 33

· log slog n . Denote the size of the second largest part by p := pk−1. We have
s = n!|SetStabn(P)| ≥
1
k!
n!
p1!p2! · · ·pk! . (3)
Let  ∈ N be such that
 ≤ k − 1, and k − 1 + (p − 1) ≤
k−1∑
i=1
pi = S. (4)
Provided P contains more than one part both  ∈ {0, 1} satisfy (4). We may
assume that p > 1 otherwise S ≤ |P| and we are done by Lemma 5. For any  ≥ 1
satisfying (4), redistributing weight from a pi to pj with i < j in a way similar to
the proof of Lemma 5 gives the following,
s ≥ 1
k!
n!
1! · · · 1!︸ ︷︷ ︸
k−1− times
p! · · ·p!
︸ ︷︷ ︸
 times
(n − (k − 1 −  + p))! ≥
n!
(p!)(n − (p − 1) + 1)!
≥ (
n
e
)n
(e
√
p(
p
e
)p)(e
√
n(n
e
)n−(p−1)+1)
= n
(p−1)−3/2
p(p+1/2)
epen−(p−1)+1
e+1en︸ ︷︷ ︸
=1
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where the third inequality follows from Stirling’s Formula, i.e., that for any x ≥ 2,
( x
e
)x ≤ x! ≤ √2πx(x
e
)xe
1
12x ≤ e√x(x
e
)x . Take the logarithm of the above equation
to determine that
log s ≥
[
(p − 1) − 3
2
]
log n − 
(
p + 1
2
)
logp (5)
= 
(
p + 1
2
)
(log n − logp) − 3
2
( + 1) log n
≥ p(log n − logp) − 3
2
 log n − 3
2
log n,
5
2
log s ≥ 
[
p(log n − logp) − 3
2
log n
]
≥ p(log n − logp) − 3
2
log n, (6)
4 log s ≥ p(log n − logp) ≥ p, (7)
where (6) follows from (5) since s ≥ n and  ≥ 1, and (7) follows from (6) because
p is the size of the second largest part of P and hence p ≤ n2 and (log n− logp) ≥ 1.
Take the logarithm of (7) and use the bound on s to determine that logp ≤ log log s+
2 ≤ (1− ) log n+ 2. Plug this bound into (6) to get that 52 log s ≥ p( log n− 2)−
3
2 log n. Using

2 log n ≥ 2 and dividing by log n, 52 log slog n ≥ (p2 − 32 ).
If p4 ≥ 32 , then 10 log slog n ≥ p. For the largest value of , k−1+(+1)(p−1) ≥ S,
and hence k − 1 + 2p ≥ S. Thus Lemma 5 implies that S ≤ 8+20

log s
log n . Otherwise
p < 6

and hence logp ≤ 3 − log . Plugging this into (6) and using log n ≥ 8
2
≥
2(3 − log ) ≥ 2 logp gives
5
2
log s ≥ p − 3
2
log n. (8)
If p ≥ 5, then we can recover
5
2
log s
log n
≥ 5
2
log s
log n
≥ p − 3
2
≥ p
5
from (8) and conclude S ≤ 8+25

log s
log n analogously to before. Otherwise p ≤ 4, and
S ≤ p(k − 1) ≤ 4 · 8

log s
log n by Lemma 5. Since in each case we concluded that
S ≤ 33

log s
log n the proof is complete.
3.2 Support Theorem
Let g be a gate in a rigid symmetric circuit C on structures of size n. From now on
we abuse notation and write SP(g) for SP(Stabn(g)). Note that, if P is any part in
SP(g), then [n] \ P is a support of g in the sense of Definition 7. We write ‖SP(g)‖
to denote the smallest value of |[n] \ P | over all parts P in SP(g). Also, let SP(C)
denote the maximum of ‖SP(g)‖ over all gates g in C.
The orbit-stabiliser theorem implies that |Orb(g)| = [Symn : Stabn(g)]. Using
Lemma 4, we have that Stabn(g) ⊆ SetStabn(SP(g)) and thus, if s is an upper
bound on |Orb(g)|, s ≥ [Symn : Stabn(g)] ≥ [Symn : SetStabn(SP(g))]. Then, by
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Lemma 6, g has a support of small size provided that (i) s is sub-exponential, and (ii)
SP(g) has fewer than n/2 parts. Thus, to prove our main technical theorem, which
formalises Theorem 3 from the introduction, it suffices to show that if s is sufficiently
sub-exponential, (ii) holds.
Theorem 4 (Support Theorem) For any  and n with 23 ≤  ≤ 1 and n > 2
96
2 , if C is
a rigid symmetric circuit on structures of size n and s := maxg∈C |Orb(g)| ≤ 2n1− ,
then, SP(C) ≤ 33

log s
log n .
Proof Suppose 1 ≤ s < n. C cannot have relational inputs, because each relational
gate must have an orbit of size at least n, so each gate of C computes a constant
Boolean function. In this case the inputs to C must be constant gates, which are fixed
under all permutations because they are the only gates with their label, i.e., 0 or 1. We
have |SP(g)| = |{[n]}| = 1 for each input gate g. This property extends inductively
to the rest of C because C is rigid. Therefore the coarsest supporting partition of
every gate g inC must be {[n]}, and hence 0 = ‖SP(g)‖ = SP(C). Therefore assume
s ≥ n.
To conclude the theorem from Lemma 6 it suffices to argue that for all gates g,
|SP(g)| ≤ n2 . Suppose g is a constant gate, then, as we argued before, |SP(g)| =|{[n]}| = 1 < n2 . If g is a relational gate, then it is fixed by any permutation that fixes
all elements appearing in the tuple 
(g) and moved by all others. Thus, SP(g) must
contain singleton parts for each element of [n] in the tuple
(g) and a part containing
everything else. For the sake of contradiction suppose that |SP(g)| > n2 (i.e., the arity
of the relation is large with respect to n), and therefore that SP(g) contains more
than n2 singleton parts. By the orbit-stabiliser theorem the orbit of g can be bounded
as |Orb(g)| = n!
(n−|
(g)|)! ≥ n!( n2 )! . This is contradiction with the stated bound on s,
because s ≥ |Orb(g)| ≥ n!
( n2 )! ≥ 2
n
4 > 2n
1−
.
It remains to consider internal gates. For the sake of contradiction let g be a
topologically first internal gate such that SP(g) has more than n2 parts. Define
k′ :=
⌈
8

log s
log n
⌉
. Note that the assumptions on s, n,and  imply that k′ ≤ 14n1− < n2 .
Lemma 5 implies that n − |SP(g)| ≤ k′.
Let H denote the children of g. Because g is a topologically first gate with
|SP(g)| > n2 , for all h ∈ H , SP(h) has at most n2 parts. As before, we argue a con-
tradiction with the upper bound on s. This is done by demonstrating that there is a
set of gate-automorphism pairs S = {(h, σ ) | h ∈ H, σ ∈ Symn} that are: (i) useful
– the automorphism moves the gate out of the set of g’s children, i.e., σh ∈ H , and
(ii) independent – each child and its image under the automorphism are fixed points
of the other automorphisms in the set, i.e., for all (h, σ ), (h′, σ ′) ∈ S, σ ′h = h and
σ ′σh = σh. Note that sets which are useful and independent contain tuples whose
gate and automorphism parts are all distinct. The set S describes elements in the orbit
of H with respect to Symn.
Claim Let S be useful and independent, then |Orb(H)| ≥ 2|S|.
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Proof Let R be any subset of S. Derive an automorphism from R: σR := ∏(h,σ )∈R σ
(since automorphisms need not commute fix an arbitrary ordering of S).
Let R and Q be distinct subsets of S where without loss of generality |R| ≥ |Q|.
Pick any (h, σ ) ∈ R\Q = ∅. Because S is independent σRh = σh and σQσh = σh.
Since S is useful, σh ∈ H . Thus σh ∈ σRH , but σh ∈ σQH . Hence σRH = σQH .
Therefore each subset of S can be identified with a distinct element in Orb(H) and
hence |Orb(H)| ≥ 2|S|.
Thus to reach a contradiction it suffices to construct a sufficiently large set S of
gate-automorphism pairs. To this end, divide [n] into  n
k′+2 disjoint sets Si of size
k′+2 and ignore the elements left over. It follows that for each i there is a permutation
σi which fixes [n]\Si pointwise but moves g, as otherwise it implies |SP(g)| ≤
n−(k′+2)+1 = n−k′−1 which directly contradicts the bound of n−|SP(g)| ≤ k′.
Since g is moved by each σi and C is rigid, there must be an associated child hi ∈ H
with σihi ∈ H . Thus let (hi, σi) be the gate-automorphism pair for Si , these pairs are
useful. Let Qi be the union of all the parts of SP(hi) except the largest part together
with all the parts of SP(σihi) except the largest part. Consider a σj which fixes Qi
pointwise, then, by the construction of Qi , σj ∈ Stabn(SP(hi)) ∩ Stabn(SP(σihi)).
This implies σj fixes both hi and σihi .
Define a directed graphK on the sets Si as follows. Include an edge from Si to Sj ,
with i = j , if Qi ∩ Sj = ∅. An edge in K indicates a potential lack of independence
between (hi, σi) and (hj , σj ), and on the other hand if there are no edges between Si
and Sj , the associated pairs are independent (as, for example, Qi ∩ Sj = ∅ implies
Qi ⊆ [n]\Sj so that σi fixes Qi pointwise). Thus it remains to argue that K has a
large independent set. This is possible because the out-degree of Si in K is bounded
by
|Qi | ≤ ‖SP(hi)‖ + ‖SP(σihi)‖ ≤ 2 · 33

log s
log n
as the sets Si are disjoint and Lemma 6 can be applied to hi . Thus the average total
degree (in-degree + out-degree) of K is at most 2|Qi | ≤ 18k′. Greedily select a
maximal independent set in K by repeatedly selecting the Si with the lowest total
degree and eliminating it and its neighbours. This action does not affect the bound
on the average total degree of K and hence determines an independent set I in K of
size at least
 n
k′+2
18k′ + 1 ≥
n − (k′ + 2)
(18k′ + 1k′ + 2) ≥
n
2 − 1
18k′2 + 37k′ + 2 ≥
7
16n
18k′2 + 37k′ + 2 ≥
n
(12k′)2
where the first inequality follows by expanding the floored expression, the second
follows because k′ < n2 , the third follows from the lower bound on n, and the
last follows because k′ ≥ 1 as it is the ceiling of a positive non-zero quantity by
definition.
Take S := {(hi, σi) | Si ∈ I }. By the argument above S is useful and independent.
By the above claim, conclude that s ≥ |Orb(g)| ≥ |Orb(H)| ≥ 2|S| ≥ 2
n
(12k′)2 .
For  ≥ 23 , s ≤ 2n
1−
, and 96 log n > 1 the following is a contradiction log s ≥
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n · ( 96

log s
log n )
−2 > n · (n1−)−2 = n2−1 ≥ n1− . Thus |SP(g)| ≤ n2 for all g ∈ C and
the proof is complete by Lemma 6.
Observe that when s is polynomial in n the support of a rigid symmetric circuit
family is asymptotically constant. This is the case for polynomial-size families.
Corollary 1 Let C be a polynomial-size rigid symmetric circuit family, then SP(C) =
O(1).
4 Translating Symmetric Circuits to Formulas
In this section, we deploy the support theorem to show that P-uniform families of
polynomial-size symmetric circuits can be translated into formulas of fixed-point
logic. As a first step, we argue in Section 4.1 that we can restrict our attention to rigid
circuits, by showing that every symmetric circuit can be converted, in polynomial
time, into an equivalent rigid symmetric circuit. In Section 4.2 we show that there
are polynomial-time algorithms that will determine whether a circuit is symmetric
and, if so, compute for every gate its coarsest supporting partition and therefore its
canonical support. In Section 4.3 we give an inductive construction of a relation that
associates to each gate g of C a set of tuples that when assigned to the support of
g result in g being evaluated to true. This construction is turned into a definition in
fixed-point logic in Section 4.4.
4.1 Rigid Circuits
We first argue that rigid circuits uniquely induce automorphisms.
Proof of Proposition 1 Let σ ∈ Symn induce the automorphisms π, π ′ of C. We
show πg = π ′g for all gates g in C, and hence π = π ′.
Observe that if g is an output gate, the image of g under any automorphism
induced by σ must be (σ−1(g)), because  is a function, and hence πg = π ′g
is unique and completely determined by σ . Therefore assume that g is not an output
gate. We proceed by induction on the height of g to show that πg = π ′g.
In the base case g is an input gate. If g is a constant gate, g is the only constant
gate of its type and hence all automorphisms of C must fix it. If g is a relational gate,
g is the only relational gate with its type 	(g) and label 
(g) and it must map to the
similarly unique gate with type 	(g) and tuple σ
(g) and hence πg = π ′g.
In the induction step g is an internal gate. By rigidity of C, g is unique for its
children and type. Moreover, by induction the children of g map in the same way
under π and π ′, and hence the image of g must be the same in both automorphisms.
Thus πg = π ′g for all gates of C.
To see that any symmetric circuit can be transformed in polynomial time into an
equivalent rigid symmetric circuit, observe that we can proceed inductively from the
input gates, identifying gates whenever they have the same label and the same set of
children. This allows us to establish the following lemma.
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Lemma 7 Let C = 〈G,W,,	,
〉 be a (B, τ )-circuit on structures of size n.
There is a deterministic algorithm which runs in time poly(|C|) and outputs a rigid
(B, τ )-circuit C′ with gates G′ = G such that for any g ∈ G, any input τ -structure
A and any bijection γ from A to [n], C[γA](g) = C′[γA](g). Moreover, C′ is
symmetric if C is.
Proof Partition the internal gates of G into equivalence classes where gates in the
same class share the same operation, and have the same output markings and children.
If C is rigid every class has size one, otherwise there is at least one class containing
two gates.
Let E be a minimum height equivalence class containing at least two gates (here,
the height of a gate is the length of a longest path from it to an input). Order the gates
in E: g1, g2, . . . , g|E|. For each gate f ∈ G\E, let cf denote the number of wires
from E to f , and note that cf ≤ |E|. For all gates in E remove all outgoing wires.
For all gates E\{g1}: (i) remove all input wires, and (ii) set their operation to AND.
For each i, 1 ≤ i ≤ |E| − 1, add a wire from gi to gi+1. For each f ∈ G\E and
i ∈ [|E|], add a wire from gi to f if cf ≥ i. This completes the transformation of
the gates in E.
We now argue that this does not affect the result computed at any gate g. First
observe that no output gates appear inE, because is injective and hence each output
gate must be the sole member of its equivalence class. All gates in E originally had
identical sets of children and labels and hence they must have evaluated to the same
value. The modifications made do not change this property as g1 computes the value
it originally would have, then passes this value to the other gates in E, along a chain
of single input AND gates. The modifications to the outgoing wires of E insure that
each gate that originally took input from E has the same number of inputs from E
(each with the same value) in the modified circuit. Taken together this means that the
result computed at any gate in the modified circuit is the same as that computed at
that gate in C.
We next argue that the local modification of E makes strict progress towards pro-
ducing a rigid circuit C′. The local modification of E can only change equivalence
classes above E because the changes to the output wires of E are the only thing that
can possibly affect other equivalence classes. After the modification all gates in E
must be in singleton equivalence classes because each gate in E is designed to have
a unique set of children.
Applying the above local modification simultaneously to all topologically minimal
non-singleton equivalence classes of C, until none remain, produces a rigid circuit
C′ that computes the same query as C, because, as we have just argued, equivalence
classes cannot grow as a result of this local modification. Moreover, this must hap-
pen after at most |C| many local modifications, because the number of equivalence
classes is at most |C|.
We now show that this transformation preserves symmetry. Suppose C is sym-
metric. Fix any permutation σ ∈ Symn. Let π be an automorphism induced by σ on
C. Observe that any induced automorphism on C must map equivalence classes to
equivalence classes because labels and children are preserved. It is easy to translate
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π into an induced automorphism of C′. Let E and E′ be two topologically-minimal
equivalence classes such that πE = E′ where g1, . . . , g|E| and g′1, . . . , g′|E′| are the
ordering of the gates in E and E′ in C′, respectively. It can be argued by induction
that mapping gi to g′i for all 1 ≤ i ≤ |E| = |E′| preserves all labels and wires and
hence is an induced automorphism of σ in C′. Since σ is arbitrary, we conclude that
the resulting circuit is symmetric.
The construction of equivalence classes and, indeed, the overall construction of
C′ can be easily implemented in time polynomial in |C| when given the circuit in a
reasonable binary encoding. Finally, as gates are only being rewired and relabeled,
G = G′.
4.2 Computing Supports
By Lemma 7, we know that there is a polynomial-time algorithm that converts a cir-
cuit into an equivalent rigid circuit while preserving symmetry. In this subsection
we show how to, in polynomial time, check whether the resulting circuit is symmet-
ric, and if it is, compute the support of each gate. To this end we first describe an
algorithm for determining induced automorphisms of a rigid circuit.
Lemma 8 Let C be a rigid (B, τ )-circuit on structures of size n and σ ∈ Symn.
There is a deterministic algorithm which runs in time poly(|C|) and outputs for
each gate g ∈ G its image under the automorphism π induced by σ , if it
exists.
Proof Process the gates of C recursively building up a mapping π . Compute the
mapping for the children of a gate g before determining the mapping for g. If at
any point an image for g cannot be located, halt and output that there is no induced
automorphism.
Let g be a constant gate, then g is fixed under every automorphism. Let g be a
relational gate, then there is at most one gate g′ in C with 	(g) = 	(g′), σ
(g) =

(g′), and σ−1(g) = −1(g′). If g′ exists, set πg to g′, otherwise halt with failure.
Similarly, when g is an internal gate use 	, , and the action of π on the children of
G (via W ) to determine a unique image of g, if it exists.
By Proposition 1 if σ induces an automorphism of C, it is unique and will be
discovered by the above algorithm. This algorithm clearly runs in time polynomial in
|C|.
Using the preceding lemma we can determine whether a given rigid circuit is
symmetric by computing the set of automorphisms induced by transpositions of
the universe. If an induced automorphism fails to exist the circuit cannot be sym-
metric. Otherwise, it must be symmetric because such transpositions generate the
symmetric group. If the circuit is symmetric, the coarsest supporting partitions and
orbits of each gate can be determined by examining the transitive closure of the
action of the automorphisms induced by transpositions on the universe and the gates,
respectively.
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Lemma 9 Let C be a rigid (B, τ )-circuit for structures of size n. There is a determin-
istic algorithm which runs in time poly(|C|) and decides whether C is symmetric. If C
is symmetric the algorithm also outputs the orbits and coarsest supporting partitions
of every gate.
Proof For all transpositions (uv) ∈ Symn run the algorithm of Lemma 8 to determine
the unique automorphism π(uv) of C induced by (uv), if it exists. Output that C is
symmetric iff every induced automorphism π(uv) exists. This is correct because the
set of transpositions generates all of Symn, and therefore the automorphisms π(uv)
generate all induced automorphisms of C.
If C is symmetric, these induced automorphisms also indicate the supporting par-
titions and orbits of each gate g. Let P(uv) := {{u, v}}∪w∈[n]\{u,v}{{w}} be a partition
of [n]. Note that π(uv) fixes g iff P(uv) supports g. Let P be the partition determined
by combining the partitions P(uv) which support g using E . Proposition 2 implies
that P supports g. Suppose P is not the coarsest partition supporting g. Then, there
exists u, v ∈ [n] which are not in the same part of P but in the same part of some par-
tition supporting g. But by the definition of P , π(uv) cannot fix g—a contradiction.
Therefore P is the coarsest partition supporting g.
To compute the orbit of a gate g: Start with S0 := {g}, and for i ≥ 0, compute
Si+1 := Si ∪(uv)∈Sym[n] π(uv)Si . Let S be the least fixed point of this process. We
argue that S = Orb(g). S ⊆ Orb(g), because it consists of gates reachable from g via
a sequence of induced automorphisms of C. S ⊇ Orb(g), because the set of automor-
phisms induced by transpositions generate the group of all induced automorphisms.
(This algorithm for orbit finding is well-known, c.f., e.g., [12]).
Since there are only
(
n
2
)
transpositions, and we can determine whether there is an
induced automorphism for each transposition in time poly(|C|), we can determine
whether C is symmetric in time poly(|C|). If C is symmetric the computation of
the supports and orbits of all gates also is computed in time poly(|C|) because each
output is completely determined by the equivalence classes induced by the relations
defined by the induced automorphisms π(uv). Therefore the overall algorithm runs in
time poly(|C|).
4.3 Succinctly Evaluating Symmetric Circuits
Let C = (Cn)n∈N be a family of polynomial-size rigid symmetric circuits computing
a q-ary query. Let n0 be a constant sufficient to apply the Support Theorem to Cn for
n ≥ n0 and fix such an n. By Theorem 4, there is a constant bound k so that for each
gate g in Cn the union of all but the largest part of the coarsest partition supporting
g, SP(g), has at most k elements. Moreover, this union is a support of g in the sense
of Definition 7. We call it the canonical support of g and denote it by sp(g).
Consider a structure A with universe U of size n. In this subsection we show that
how a gate g evaluates in Cn with respect to A depends only on the injective partial
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mapping ofU to the elements in the canonical support of g (and not a complete bijec-
tion γ : U → [n]). This allows us to succinctly encode the bijections which make a
gate true (first as injective partial functions and then as tuples). This ultimately lets
us build a fixed-point formula for evaluating Cn—indeed, all symmetric circuits—in
the next subsection.
For any set X ⊆ [n], let UX denote the set of injective functions from X to U . For
X, Y ⊆ [n] and α ∈ UX, β ∈ UY , we say α and β are consistent, denoted α ∼ β, if
for all z ∈ X ∩ Y, α(z) = β(z), and for all x ∈ X\Y and y ∈ Y\X, α(x) = β(y).
Recall that any bijection γ : U → [n] determines an evaluation of the circuit Cn
on the input structure A which assigns to each gate g the Boolean value Cn[γA](g).
(Note that γ−1 ∈ U [n]). Let g be a gate and let (g) := {γ | Cn[γA](g) = 1} denote
the set of those bijections which make g evaluate to 1. The following lemma proves
that the membership of γ in (g) (moreover, the number of 1s input to g) depends
only on what γ maps sp(g) to.
Lemma 10 Let g be a gate in Cn with children H . Let α ∈ U sp(g), then for all
γ1, γ2 : U → [n] with γ−11 ∼ α and γ−12 ∼ α,
1. γ1 ∈ (g) iff γ2 ∈ (g).
2. |{h ∈ H | γ1 ∈ (h)}| = |{h ∈ H |γ2 ∈ (h)}|.
Proof There is a unique permutation π ∈ Symn such that πγ1 = γ2. Moreover,
π fixes spg pointwise, since γ−11 and γ
−1
2 are consistent with α. Since Cn is rigid
and symmetric, π is an automorphism of Cn, and we have that Cn[γ1A](g) =
Cn[(πγ1)A](πg). Since π fixes sp(g) pointwise, we have πg = g and therefore
Cn[γ1A](g) = Cn[(πγ1)A](g) = Cn[γ2A](g), proving part 1. Similarly, for any
child h ∈ H we have that Cn[γ1A](h) = Cn[(πγ1)A](πh) = Cn[γ2A](πh). Since
π fixes g, π fixes H setwise. As this establishes a bijection between the children H
that evaluate to 1 for γ1 and γ2, we conclude part 2.
We associate with each gate g a set of injective functions EVg ⊆ U sp(g) defined
by EVg := {α ∈ U sp(g) | ∃γ ∈ (g) ∧ α ∼ γ−1} and note that, using Lemma 10,
this completely determines (g). We can use the following lemma to recursively
construct EVg for all gates in C.
Lemma 11 Let g be a gate in C with children H . Let α ∈ U sp(g), then for all
γ : U → [n] with γ−1 ∼ α,
|{h ∈ H | γ ∈ (h)}| =
∑
h∈H
|Ah ∩ EVh|
|Ah| , (9)
where for h ∈ H , Ah := {β ∈ U sp(h) | α ∼ β}.
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Proof Write χ(h) for the characteristic (or indicator) function of (h). We have,
|{h ∈ H | γ ∈ (h)}| · |{δ ∈ U [n] | δ ∼ α}|
=
∑
{δ∈U [n] | δ∼α}
|{h ∈ H | δ−1 ∈ (h)}|
=
∑
h∈H
∑
{δ∈U [n] | δ∼α}
χ(h)(δ
−1)
=
∑
h∈H
∑
β∈Ah
∑
{δ∈U [n] | δ∼α∧δ∼β}
χ(h)(δ
−1)
=
∑
h∈H
∑
β∈Ah
|{β ∈ EVh}| · |{δ ∈ U [n] | δ ∼ α ∧ δ ∼ β}|
(10)
where the first equality follows from Lemma 10 Part 2, the second by linearity of
addition (note that |{δ−1 ∈ (h)}| ∈ {0, 1}), the third by the definitions of ∼ and
Ah, and the fourth by the definition of EVh. Observe that as β ranges over Ah,
the sets {δ ∈ U [n] | δ ∼ α ∧ δ ∼ β} are pairwise disjoint and all have the same size.
Thus, |Ah| · |{δ ∈ U [n] | δ ∼ α ∧ δ ∼ β}| = |{δ ∈ U [n] | δ ∼ α}|, and we conclude
that
|{h ∈ H | γ ∈ (h)}| =
∑
h∈H
∑
β∈Ah
|{β ∈ EVh}|
|Ah| =
∑
h∈H
|Ah ∩ EVh|
|Ah| .
Note that implicit in the lemma is that the r.h.s. side of (9) is integral.
Since [n] is linearly ordered, X ⊆ [n] inherits this order and we write X for the
ordered |X|-tuple consisting of the elements of X in the inherited order. For α ∈
UX we write α ∈ UX to indicate the |X|-tuple resulting from applying α to each
component of X in order. Observe that this transformation is invertible. This allows
us to succinctly encode such injective functions as tuples over U and, further, to
write relational analogs of the sets of injective functions we considered before, e.g.,
EVg := {α | α ∈ EVg}, and Ah = {α | α ∈ Ah}. Using Lemma 11 it is easy to
recursively define EVg over Cn.
– Let g be a constant input gate, then sp(g) is empty. If 	(g) = 0, then (g) = ∅
and EVg = ∅. Otherwise 	(g) = 1, then (g) is all bijections and EVg = {〈〉},
i.e., the set containing the empty tuple.
– Let g be a relational gate with 	(g) = R ∈ τ , then sp(g) is the set of elements
in the tuple 
R(g). By definition we have
EVg = {α ∈ U sp(g) | α(
R(g)) ∈ RA}.
– Let 	(g) = AND and consider α ∈ U sp(g). By Lemma 11, α ∈ EVg iff Ah ⊆
EVh for every child h of g, i.e., for every child h and every β ∈ U sp(h) with
α ∼ β, we have β ∈ EVh.
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– Let 	(g) = OR and consider α ∈ U sp(g). By Lemma 11, α ∈ EVg iff there is a
child h of g where Ah ∩ EVh is non-empty, i.e., for some child h of g and some
β ∈ U sp(h) with α ∼ β, we have β ∈ EVh.
– Let 	(g) = NAND and consider α ∈ U sp(g). By Lemma 11, α ∈ EVg iff there
is a child h of g where Ah ⊆ EVh, i.e., for some child h and some β ∈ U sp(h)
with α ∼ β, we have β ∈ EVh.
– Let 	(g) = MAJ and consider α ∈ U sp(g). Let H be the set of children of g.
Then Lemma 11 implies that α ∈ EVg if, and only if,
∑
h∈H
|Ah ∩ EVh|
|Ah| ≥
|H |
2
. (11)
From EV we can recover the q-ary query Q computed by Cn = 〈G,W,,	,
〉
on the input structure A because the support of an output gate g ∈ G is exactly the
set of elements in the marking of g by 
. In particular:
Q = {a¯ ∈ Uq | ∃g ∈ G,α ∈ EVg such that
(α−1(a¯)) = g}.
For Boolean properties q = 0, and Q = {〈〉} indicates that A has the property and
Q = ∅ indicates that it does not.
4.4 Translating to Formulas of FP
Let C = (Cn)n∈N be a P-uniform family of polynomial-size symmetric (B, τ ) cir-
cuits, where B is either Bstd or Bmaj. Our aim is to show that there is a formula Q of
FP, or FPC in the case of Bmaj, in the vocabulary τ unionmulti {≤} such that for any n and τ -
structure A over a universe U with |U | = n, the q-ary query defined by Cn on input
A is defined by the formula Q when interpreted in the structureA≤ := Aunionmulti 〈[n],≤〉.
Since C is P-uniform, by the Immerman-Vardi theorem and Lemma 7, we
have an FP interpretation defining a rigid symmetric circuit equivalent to Cn—
that we also call Cn—over the number sort of A≤, i.e., a sequence  :=
(φG, φW , φ, (φs)s∈Bunionmultiτunionmulti{0,1}, (φ
R)R∈τ ) of formulas of FP(≤) that define the cir-
cuit when interpreted in 〈[n],≤〉. Note that Cn is defined over the universe [n]. Let
t be the arity of the interpretation, i.e., φG defines a t-ary relation G ⊆ [n]t . If n is
less than n0, the length threshold for applying the support theorem, Cn can trivially
be evaluated by a FP formula which quantifies over all (constantly-many) bijections
from the point sort of A≤ to the number sort of A≤ and then directly evaluates the
circuit with respect to the bijection. Thus we only need to consider the case when
n ≥ n0, and are able to use the recursive construction of EV from the Section 4.3
along with a constant bound k on the size of the gate supports in Cn.
A small technical difficulty arises from the fact that we want to define the relation
EVg inductively, but these are actually relations of varying arities, depending on the
size of sp(g). For the sake of a uniform definition, we extend EVg to a k-ary relation
for all g by padding it with all possible values to obtain tuples of length k. If |sp(g)| =
 ≤ k, define
EVg = {(a1 · · · ak) | (a1 · · · a) ∈ EVg andai = aj fori = j}.
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Define the relation V ⊆ [n]t × Uk by V (g, a¯) if, and only if, a¯ ∈ EVg . Our
aim is to show that the relation V is definable by a formula of FP. Throughout this
subsection we use μ and ν to indicate t-tuples of number variables which denote
gate indexes in [n]t , and use the k-tuples of point variables x¯ = (x1, . . . , xk) and
y¯ = (y1, . . . , yk) to denote injective functions that have been turned into tuples and
then padded.
By Lemma 9 and invoking the Immerman-Vardi theorem again, we have a formula
SUPP such that 〈[n],≤〉 |= SUPP[g, u] if, and only if, 〈[n],≤〉 |= φG[g] (i.e., g is
a gate of Cn as defined by the interpretation ) and u is in sp(g). We use SUPP to
define some additional auxiliary formulas. First we define, for each i with 1 ≤ i ≤ k
a formula SUPPi such that 〈[n],≤〉 |= SUPPi[g, u] if, and only if, u is the ith element
of sp(g). These formulas can be defined inductively as follows, where η is a number
variable
SUPP1(μ, η) := SUPP(μ, η) ∧ ∀χ(χ < η) =⇒ ¬SUPP(μ, χ)
SUPPi+1(μ, η) := SUPP(μ, η) ∧ ∃χ1(χ1 < η ∧ SUPPi (μ, χ1)
∧∀χ2[(χ1 < χ2 < η) =⇒ ¬SUPP(μ, χ2)]).
We now define a formula AGREE(μ, ν, x¯, y¯) so that for a structure A, A≤ |=
AGREE[g, h, a¯, b¯] if, and only if, α ∼ β for α ∈ U sp(g), β ∈ U sp(h) that are the
restrictions of the k-tuples a¯ and b¯ to the length of sp(g) and sp(h) respectively.
AGREE(μ, ν, x¯, y¯) :=
∧
1≤i,j,≤k
(∀η(SUPPi (μ, η) ∧ SUPPj (ν, η)) =⇒ xi = yj )∧
(∀η1η2(SUPPi (μ, η1) ∧ SUPPj (ν, η2) ∧ xi = yj ) =⇒ η1 = η2)
With these, we now define a series of formulas (θs)s∈Bunionmultiτunionmulti{0,1}(μ, x) correspond-
ing to the various cases of the construction of the relation EVg from Section 4.3. In
these, V is a relational variable for the relation being inductively defined.
θ0(μ, x¯) := false
θ1(μ, x¯) :=
∧
1≤i<j≤k
xi = xj
θR(μ, x¯) :=
∧
1≤i<j≤k
xi = xj ∧ ∃z1 · · · zr∃η1 · · · ηrR(z1, . . . , zr ) ∧ φ
R (μ, η)∧
∧
1≤i≤r
∧
1≤j≤k
(SUPPj (μ, ηi) =⇒ zi = xj )
θOR(μ, x¯) :=
∧
1≤i<j≤k
xi = xj ∧ ∃ν∃y¯(W(ν, μ) ∧ AGREE(μ, ν, x¯, y¯) ∧ V (ν, y¯))
θAND(μ, x¯) :=
∧
1≤i<j≤k
xi = xj ∧ ∀ν∀y¯((W(ν, μ) ∧ AGREE(μ, ν, x¯, y¯)) =⇒ V (ν, y¯))
θNAND(μ, x¯) :=
∧
1≤i<j≤k
xi = xj ∧ ∃ν∃y¯(W(ν, μ) ∧ AGREE(μ, ν, x¯, y¯) ∧ ¬V (ν, y¯))
To define θMAJ we start with some observations. We wish to formalise (11), but
there are a few complications. The k-ary relation EVh we are defining inductively is
the result of padding EVh with all tuples of k − |sp(h)| distinct elements. Thus the
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number of elements in EVh is |EVh| · (n−|sp(h)|)!(n−k)! . Similarly, for any fixed g, h and
a¯, if we write A¯h for the set of tuples b¯ satisfying AGREE(g, h, a¯, b¯), then |A¯h| =
|Ah|· (n−|sp(h)|)!(n−k)! . Finally, the tuples in A¯h∩EVh are exactly those obtained by padding
tuples in Ah ∩ EVh to length k and there are therefore |Ah ∩ EVh| · (n−|sp(h)|)!(n−k)! many
of these. Thus, | Ah∩ EVh|| Ah| =
|A¯h∩EVh|
|A¯h| and it suffices to compute the latter. Observe
that | Ah| and |A¯h| are completely determined by |sp(g)|, |sp(h)| and |sp(g)∩ sp(h)|.
We avoid dealing explicitly with fractions by noting that for any gate h, the sum
∑
h′∈Orb(h)
| Ah′∩ EVh′ |
| Ah′ |
is an integer (by an argument analogous to Lemma 11). Since
|A¯h′ | is the same for all h′ ∈ Orb(h), it suffices to compute the sum of |A¯h′ ∩ EVh′ |
for all h′ with a fixed size of |A¯h| and then divide the sum by |A¯h|. This is what we
use to compute the sum on the l.h.s. of (11).
For any fixed i and j with 0 ≤ i ≤ j ≤ k, define the formula OVERLAPij (μ, ν)
so thatA≤ |= OVERLAPij [g, h] iff |sp(h)| = j and |sp(g)∩sp(h)| = i. This formula
can be defined in FO.
Using k-tuples of number variables in FPC we can represent natural numbers less
than nk . We assume, without giving a detailed construction of the formulas involved,
that we can define arithmetic operations on these numbers. In particular, we assume
we have for each i, j as above a formula ASIZEij (μ, ξ), with ξ a k-tuple of number
variables, such thatA≤ |= ASIZEij [g, e] iff e = |A¯h| for any gate h with |sp(h)| = j
and |sp(g) ∩ sp(h)| = i.
Using this, we define the formula NUMij (μ, x¯, ξ), with ξ a k-tuple of number
variables, so that A≤ |= NUMij [g, a¯, e] iff e is the number of gates h with A≤ |=
OVERLAPij [g, h] which are made true by some bijection that assigns the tuple a¯ to
sp(g). This formula is given by
NUMij (μ, x¯, ξ) :=
∃ξ1ξ2 ASIZEij (μ, ξ1)∧
ξ2 = #νy¯(W(ν, μ) ∧ OVERLAPij (μ, ν) ∧ V (ν, y¯) ∧ AGREE(μ, ν, x¯, y¯))∧
ξ · ξ1 = ξ2.
Now we can define the required formula θMAJ by
θMAJ(μ, x¯) :=
∧
1≤i<j≤k
xi = xj ∧ ∃ξ(2 · ξ ≥ #νW(ν, μ)) ∧ ξ =
∑
0≤i≤j≤k
{ξ ′ | NUMij (μ, x¯, ξ ′)},
where the sum inside the formula is to be understood as shorthand for taking the sum
over the bounded number of possible values of i and j .
Now, we can define the relation V ⊆ [n]t × Uk given by V (g, a¯) if, and only if,
a¯ ∈ EVg by the following formula
θ(μ, x¯) := [ifpV,νy¯
∨
s∈Bunionmultiτunionmulti{0,1}
(φs(μ) ∧ θs(ν, y¯))](μ, x¯).
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The overall q-ary output query computed by the circuit is given by the following
formula derived from the final construction in the last subsection
Q(z1, . . . , zq) :=
∃μx¯ν1 · · · νqη1 · · · ηk[θ(μ, x¯) ∧ φ(ν1, . . . , νq, μ)∧∧
1≤i≤k(SUPPi (μ, ηi) ∨ ∀η[¬SUPPi (μ, η)])∧∧
1≤i≤k
∧
1≤j≤q([SUPPi (μ, ηi) ∧ xi = zj ] =⇒ νj = ηi)∧∧
1≤j≤q
∨
1≤i≤k(xi = zj ∧ SUPPi (μ, ηi))]
where the purpose of the last three lines is to invert the injective function encoded in
x¯ and then apply it to zi to produce νi ; in particular: the second line puts the ordered
support of μ into η1, . . . , ηk , the third line defines the map from zi to νi , and the
fourth line ensures that this map covered all coordinates of zi .
Note that this is a formula of FP + ≤ if B is the standard basis and a formula of
FPC if B is the majority basis. Moreover, if the family C = (Cn)n∈N of polynomial-
size symmetric circuits is not uniform, but given by an advice function ϒ , the
construction gives us an equivalent formula of FP + ϒ (for the standard basis) or
FPC + ϒ (for the majority basis). This may be formalised as follows.
Lemma 12 1. Any relational query defined by a P-uniform family of polynomial-
size symmetric circuits over the standard basis is definable in FP+ ≤.
2. Any relational query defined by a P-uniform family of polynomial-size symmetric
circuits over the majority basis is definable in FPC.
3. Any relational query defined by a P-uniform family of polynomial-size symmetric
circuits over the standard basis is definable in FP+ϒ , for some advice function
ϒ .
5 Consequences
Formulas of FP + ≤ can be translated into P-uniform families of polynomial-size
symmetric Boolean circuits by standard methods (see [16]) and similar translations
hold for FPC and FP + ϒ . This combined with Lemma 12 proves our main theorem.
Theorem 5 (Main) The following pairs of classes define the same queries on
structures:
1. Symmetric P-uniform polynomial-size Boolean circuits and FP + ≤.
2. Symmetric P-uniform polynomial-size majority circuits and FPC.
3. Symmetric polynomial-size majority circuits and FPC + ϒ .
One consequence is that properties of graphs which we know not to be definable
in FPC are also not decidable by P-uniform families of polynomial-size symmet-
ric circuits. The results of Cai-Fu¨rer-Immerman [4] give graph properties that are
polynomial-time decidable, but not definable in FPC. Furthermore, there are a num-
ber of NP-complete graph problems known not to be definable in FPC, including
Hamiltonicity and 3-colourability (see [6]). This contrasts with a number of graph
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properties that have been shown to be definable in FPC, including graphs that have
perfect matchings [2] and any proper minor-closed class of graphs (see [13]).
The proofs establishing that the above-mentioned properties are not definable
in FPC actually show that these properties are not even definable in the infinitary
logic with a bounded number of variables and counting (Cω∞ω—see [16]). For our
purposes, we can think of formulas of this infinitary logic as families (φn)n∈N of for-
mulas of first-order logic with counting quantifiers (FOC) such that there is a k ∈ N
so that no formula φn uses more than k variables. Such a family defines the class C
of structures such that A ∈ C iff |A| = n and A |= φn. It is not difficult to show that
formulas of FPC + ϒ can be translated into Cω∞ω, using the fact that for any vocabu-
lary τ there is a k such that any property of τ -structures with at most n elements can
be expressed by a first-order formula with at most k variables (see [8]). This gives us
the following.
Corollary 2 Hamiltonicity and 3-colourability of graphs are not decidable by
polynomial-size families of symmetric majority circuits.
We can say more about the correspondence between the infinitary logic Cω∞ω and
symmetric circuits. In the proof of the Support Theorem (Theorem 4), we only use
the upper bound on the size of the circuits to bound the size of orbits of individual
gates. This motivates the following definition (cp. Definition 12 below).
Definition 10 A family of symmetric (B, τ )-circuits C = (Cn)n∈N is orbit-
polynomial if there is polynomial p such that for any gate g in Cn, the orbit of g in
Cn under the action of Symn has size at most p(n).
Then the following strengthening of Corollary 1 is a direct consequence of the
proof of Theorem 4.
Corollary 3 Let C be an orbit-polynomial rigid symmetric circuit family, then
SP(C) = O(1).
It is not hard to see that a formula of Cω∞ω can be translated into an orbit-
polynomial family of symmetric majority circuits. This is by the standard translation
of a formula φn of FOC into a circuit Cn with majority gates. This creates a gate
for each pair (ψ, a) where ψ is a sub-formula of φn and a is a tuple from [n] that
acts as an assignment to the free variables of ψ . The orbit of the gate (ψ, a) is the
set of all gates (ψ, πa) for π ∈ Symn. Since the number of free variables of ψ and
hence the length of a is bounded by a constant k, we see that all orbits have size at
most nk . Moreover, a simple adaptation of the translation of Section 4.4 shows that
any family of orbit-polynomial symmetric circuits can be translated into a formula of
Cω∞ω. This is obtained by translating each circuit Cn into a formula of FOC. Once n
is fixed, we do not need fixed-points to define the relations EVg as the recursion can
be unfolded to give a first-order formula. Moreover, the maximum number of free
variables occurring in any sub-formula is given by a function of the size of the sup-
ports sp(g). We avoid the fixed-points introduced by the use of the Immerman-Vardi
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theorem by invoking the fact that on ordered structures of a fixed signature τ and
a fixed size n, we can express any property using a first-order formula with a con-
stant number of variables (see [8]). Together these establish that the total number of
variables required in our formulas is bounded by a constant. Taken all together, this
establishes the following.
Theorem 6 A query is decidable by an orbit-polynomial family of symmetric
majority circuits if and only if it is definable in Cω∞ω.
6 Coherent and Locally Polynomial Circuits
In this section we discuss connections with the prior work of Otto [17]. Otto stud-
ies rigid symmetric Boolean circuits deciding Boolean properties of structures and
provides uniformity conditions on such families that characterise bounded-variable
fragments of finite and infinitary first-order logic. Otto defines two properties to
establish his notion of uniformity. The first property is called coherence; informally,
a circuit family (Cn)n∈N is coherent if Cn appears as a subcircuit of all but finitely
many of the circuits at larger input lengths.
Definition 11 (Coherence) Let C := (Cn)n∈N be a family of rigid symmetric
(Bstd, τ )-circuits computing a Boolean function. The circuit Cn embeds into the cir-
cuit Cm with m > n if there is a subcircuit of Cm which is isomorphic to Cn. An
embedding is complete if its images are exactly those gates of Cm which are fixed
by Sym[m]\[n]. The circuit family C is coherent if for each n ∈ N, Cn completely
embeds into Cm for all large enough m > n.
The second property is locally polynomial; informally, a circuit family is locally
polynomial if the size of the orbit of every wire is polynomially bounded.
Definition 12 (Locally Polynomial) A rigid circuit family (Cn)n∈N is locally poly-
nomial of degree k if there is a k ∈ N such that each Cn and every subset S ⊆ [n],
the size of the orbit of every wire with respect to the automorphisms of the circuit
induced by SymS is at most |S|k .
The main result of [17, Theorem 6] establishes an equivalence between coherent
locally-polynomial (of degree k) families of rigid symmetric (Bstd, τ )-circuits com-
puting Boolean functions on fin[τ ] and infinitary first-order logic with k variables. It
should be noted that in Otto’s definition of circuit families the individual circuits in
the family may themselves be infinite, as the only size restriction is on the orbits of
gates. The theorem also shows that if the circuit families are also constant depth they
correspond to the fragment of first-order logic with k variables.
The common restriction of notions of uniformity we consider in this paper is
that the circuits have size polynomial in their input length. If we restrict ourselves
to locally-polynomial coherent symmetric families where the individual circuits are
finite, we can use the Support Theorem (Corollary 1) to establish a direct connection
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with polynomial-size symmetric circuit families, formally stated in the following
proposition.
Proposition 3 Let C := (Cn)n∈N be a family of finite rigid symmetric Boolean
circuits.
1. If C is a locally-polynomial coherent family, then C is polynomial size.
2. If C is polynomial size, then C is locally polynomial.
Proof We prove the two parts separately.
Part 1. Suppose to the contrary that Cn has s(n) = ω(poly(n)) gates. Because C is
locally polynomial the Support Theorem gives a bound k ∈ N on the size of
the support of gates in C. Take m ∈ N such that Cm is a circuit such that Ck
completely embeds into Cm and s(k) ·mk < s(m), such m exists because C
is coherent and s is super polynomial. By symmetry and averaging there are
at least s(m)
mk
gates ofCm whose supports are drawn from [k]. These gates are
necessarily fixed by Sym[m]\[k]. Since the embedding is complete, Ck maps
onto at least these gates. But this is a contradiction because s(k) < s(m)
mk
.
Thus C has polynomially many gates.
Part 2. If C has polynomially many gates then the Support Theorem immediately
implies that the supports of all gates in C is bounded by some k ∈ N.
Therefore for every S ⊆ [n] every wire in Cn ∈ C has its orbit size bounded
by |S|2k . This is exactly the definition of locally polynomial.
Since there are properties definable in an infinitary logic with finitely many vari-
ables that are not decidable by polynomial-size circuits, it follows from the above
proposition that the use of infinite circuits is essential in Otto’s result.
Proposition 3 implies that all uniform circuit families we consider are locally poly-
nomial. However, it does not establish an equivalence between a circuit family having
polynomially many gates and being locally polynomial and coherent. Indeed there
are Boolean circuit families uniformly definable in FO + ≤ that are not coherent.
To see this observe that such circuit families may include gates that are completely
indexed by the number sort and hence are fixed under all automorphisms induced by
permutations of the point sort. Moreover the number of such gates may increase as a
function of input length. However, because coherence requires that complete embed-
ding exist, the number of gates in each circuit of a coherent family that are not moved
by any automorphism must be identical. Thus there are uniform circuits that are not
coherent.
Consider weakening the definition of coherence to require only that an embedding
exists but not that the embedding is complete, and call this partial coherence. One
can show that any relation which can be computed by a Boolean circuit family uni-
formly definable in FO + ≤ can also be computed by a partially coherent Boolean
circuit family with the same uniformity by appropriately creating copies of circuits
relativised for all shorter lengths. We omit any formal discussion of this construction.
550 Theory Comput Syst (2017) 60:521–551
7 Future Directions
One of our original motivations for studying symmetric majority circuits was the
hope that they had the power of choiceless polynomial time with counting (CPTC)
[3], and that, perhaps, techniques from circuit complexity could improve our under-
standing of the relationship between CPTC and the invariant queries definable in
polynomial-time. However, because FPC  CPTC [9], our results indicate that
symmetry is too much of restriction on P-uniform circuit families to recover CPTC.
A natural way to weaken the concept of symmetry is to require that induced
automorphisms exist only for a certain subgroup of the symmetric group. This inter-
polates between our notion of symmetric circuits and circuits on linearly-ordered
structures, with the latter case occurring when the subgroup is trivial. An easier first
step may be to consider the action on structures with a finite number of disjoint sorts
and require only that automorphisms be induced by permutations which preserve
the sorts, e.g., structures interpreting Boolean matrices whose rows and columns are
indexed by disjoint sets.
The Support Theorem is a fairly general statement about the structure of symmet-
ric circuits and is largely agnostic to the particular semantics of the basis. To that end
the Support Theorem may find application to circuits over bases not consider here.
The Support Theorem can be applied to arithmetic circuits computing invariant prop-
erties of matrices over a field; e.g., the Permanent polynomial is invariant and one
standard way to compute it is as a symmetric arithmetic circuit, i.e., Ryser’s formula
[18].
Known inexpressibility results for FPC and Cω∞ω often give explicit lower bounds
on the number of variables required to express a problem. It may be instructive to
translate these into size lower bounds for symmetric circuits. One barrier to obtaining
exponential lower bounds is that the Support Theorem has a subexponential bound
built into it. Perhaps the form of the Support Theorem can be improved as the par-
ticular bound required on the orbit size does not appear to be fundamental to the
conclusion of the Support Theorem. Inspired by the proof of Theorem 29 in [5], one
approach might be to apply the O’Nan-Scott Theorem to more tightly characterise
the stabilizer group of a gate.
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